Case 1:04-cv-01371-JJF Document 595-3 Filed 11/13/2007 Page 1 of 84

DX 59

PHYSICS AND TECHNOLOGY OF POWER MOSFETs

A DISSERTATION

SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING

AND THE COMMITTEE ON GRADUATE STUDIES

OF STANFORD UNIVERSITY

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS

FOR THE DEGREE OF

DOCTOR OF PHILOSOPHY

Ву

Shi-Chung Sun

February 1982

Case No. <u>04-1371-JJF</u> DEFT Exhibit No. DX 59 Date Entered _____ Signature ____

CONTENTS

			Page
ı.	INT	RODUCTION	1,
	A.	Major Modifications in Power MOSFETs	2
	В.	Commercial Power MOSFETs	5
	.C.	Organization	
II.	THE	dc CHARACTERISTICS OF POWER MOSFETs	9
	A.	Device Structures	9
	в.	Equivalent Circuits	12
	c.	Device Design	14
	D.	Epitaxial-Layer Resistivity and Thickness	18
	E.	Modeling of Device On-Resistance	. 23
		1. LDMOS	23
		2. VDMOS	27
		3. VMOS	37 40
		5. Device Comparisons	44
	F.	Application of On-Resistance Models to Power-MOSFET Design	44.
	G.	Device Transconductance	49
	H.	High-Voltage VDMOS I-V Characteristics	57
		1. Theoretical Limitations	66
		2. Limitations of Device Transconductance	68
	I.	Device Fabrication	71
	J.	Summary	77
III.	LIM	ITATIONS OF POWER MOSFETS	79
	A.	Dielectric Breakdown Limit	79
		1. Gate-to-Source Breakdown	79 70
	_	2. Gate-to-Drain Breakdown	79
	В.		85
		1. Exponential Approximation of the Channel Profile	85
		Profile	ری
		Profile	89
	c.	Junction-Edge Avalanche-Breakdown Limit	93
		1. VDMOS Edge Termination	93


CONTENTS (Cont)

			Page
		 VMOS Edge Termination Comparison of Junction-Termination Techniques 	96 99
	D.	Parasitic Bipolar Latchback Limit	100
	ν.		100
****		1. Static Condition	
		Switching Transient dV/dt	107
	E.	Johnson's Limit	111
		1. Original Model	111 113 113 116
		5. Fundamental Differences between MOS and Bipolar Devices	118
	F.	Summary	126
IV.		CTRON MOBILITY IN INVERSION AND ACCUMULATION ERS ON THERMALLY OXIDIZED SILICON SURFACES	129
	A.	Experimental Techniques	130
	В.	Physical Mechanisms in Surface Carrier Scattering	132
	C.	Electron Inversion-Layer MobilityEffects of Oxide Charges and Substrate Resistivity on Maximum Effective Mobility	135
•	D.	Electron Inversion-Layer MobilityVariations	-
	,	of $\mu_{ ext{eff}}$ with Vertical Electric Field	139
		1. Peak Field at the Silicon Surface vs	
		Average Field in the Inversion Layer	139 140
		3. Mobility Variation with Substrate Bias	144
		4. Mobility Variation at High Fields with Dry vs Wet O ₂ Thermal Oxidation	146
	•	5. Mobility Variation at High Fields with Crystal Orientation and Surface-Current	140
•		Direction	148
•		Anisotropically Etched Surfaces	151
	Ε.	Electron Accumulation-Layer Mobility	155
•	F.	Summary	161
v.		RESURF STRUCTURE AND ITS APPLICATIONS TO	163
	14L/E	MA TUMBTOTALE	TO J

CONTENTS (Cont) -

			, , , , , , , , , , , , , , , , , , ,	Page
	A.	REST	URF Structure and Principle of Operation	163
•			Description	163
		3.	Implanted Offset-Gate MOSFETs	167
		•	Derivation of $N_{D(epi)} \cdot d_{epi} \approx 1 \times 10^{12}$ cm ⁻² at Ideal Bulk Breakdown	169
•• •-•	В.		lication of RESURF to the LDMOSBreak- n-Voltage Improvement	171
		1.,	One-Dimensional Calculation	171
		2.	Two-Dimensional Calculation	176
	C.		iations of the RESURF LDMOSOn-Resistance	180
			Two-Region Profile of the Epitaxial	180 184
	D.	Sum	mary	186
VI.	CON	CLUS	IONS AND RECOMMENDATIONS	187
	A.	Con	clusions	187
	В.	Rec	commendations	188
ybbe	ndix	A.	EFFECTS OF DRAIN AND SOURCE RESISTANCES ON THE TRANSCONDUCTANCE OF MOSFETS	189
Appe	ndix	в.	-	193
REFE	RENC	ES		195

ENGINEERING LIBRARY



STANFORD UNIVERSITY LIBRARIES STANFORD, CALIFORNIA 94305

8214614

Sun, Shi-Chang

PHYSICS AND TECHNOLOGY OF POWER MOSFETS

Stanford University

PH.D. 1982

University
Microfilms
International 300 N. Zeeb Road, Azm. Addoct, MI 48166



This is an authorized facsimile, made from the microfilm master copy of the original dissertation or master thesis published by ProQuest Information and Learning Company's UM1* Dissertation Services.

The bibliographic information for this thesis is contained in the UMI Dissertation Abstracts database, the only central source for accessing almost every doctoral dissertation accepted in North America since 1861.



777 Eisenhower Parkway
P.O. Box 1346
Arm Arbor, Michigan 48105-1346 USA
600.521.0600 734.761.4700
web www.ii.proquest.com



Printed in 2006 by digital xerographic process on acid-hee paper

INFORMATION TO USERS

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each original is also photographed in one exposure and is included in reduced form at the back of the book.

Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order.

UMI

A Bell & Howell Information Company 300 North Zeeb Road, Ann Arbor MI 48106-1346 USA 3137761-4700 800/521-0600

NOTE TO USERS

Page(s) missing in number only; text follows. Page(s) were microfilmed as received.

78, 128, 162, & 192

UMI

PHYSICS AND TECHNOLOGY OF POWER MOSFETS

A DISSERTATION

SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING

AND THE COMMITTEE ON GRADUATE STUDIES

OF STANFORD UNIVERSITY

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS

FOR THE DEGREE OF

DOCTOR OF PHYLOSOPHY

Shi-Chang Sun

February 1982

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.

Approved for the University Committee on Graduate Studies:

Dean of Groduate Studics

ABSTRACT

The power-handling capability of power MOSFETs is beginning to rival bipolar transistors. This new capability is based on the use of double-diffusion techniques to achieve short active channels and on the incorporation of a lightly doped drift region between the channel and drain contact, which largely supports the applied voltage. In this work, quantitative models for on-resistance are developed for the three most commonly used structures—the LDMOS, VDMOS, and VMOS. These models are useful in optimizing a particular device and in comparing all of them for a specific application.

Small surface spacings and geometries in the VDMOS result in two-region saturation I-V characteristics that can be explained in terms of the depletion of the epitaxial region between channel junctions. A first-order I-V solution demonstrates the dependence of this phenomenon on the physical structure. The degradation of this effect on device transconductance can be more severe than thermal effects in high-current operation.

Breakdown limitations and parasitic bipolar latchback are examined in detail and are related to device structure and processing. The switching requirement dV/dt during turn-off places a severe constraint on channel thickness and doping concentrations under most layout conditions. The punchthrough limit dominates only when the channel contacts are adjacent to the edges of the gates. The differences in performance and on-resistance between power-MOS and bipolar devices are studied in terms of carrier injection and transport mechanisms.

Knowledge of electron mobility in both inversion and accumulation layers is essential for accurate modeling of power MOSFETs. This need resulted in an extensive set of mobility measurements as a function of various processing parameters. Analytical expressions are derived to predict mobility over a wide range of conditions, and the results will have significant impact when optimizing the performance of all types of. MOS structures.

iii

CONTENTS

ž.

	.`	age
1.	INTRODUCTION	1
	A. Major Modifications in Power MOSFETs	2
	B. Commercial Fower MOSPETs	5
	C. Organization	. 8
II.	THE dc CHARACTERISTICS OF POWER MOSFETS	9
	A.; Device Structures	9
	B. Equivalent Circuits	12
	C. Device Design	14
	D. Epitaxial-Layer Resistivity and Thickness	18
	E. Modeling of Device On-Resistance	. 23
	1. TANOS	23 27
	3. VMOS	37 [*] 40
	4. TYMOS	. 44
	F. Application of On-Resistance Models to Fower-MOSFET Design	· 44°
	G. Device Transconductance	49
•	H. High-Voltage VDNOS I-V Characteristics	57
	 Theoretical Limitations Limitations of Device Transconductance 	66 . 68
	I. Device Fabrication	4 71
_	J. Stummary	- 77
III	. LIMITATIONS OF POWER MOSFETS	. 79
	A. Dielectric Breakdown Limit	. 79
	l. Gate-to-Source Breakdown	
	B. Punchthrough Breakdown Limit	
	1. Exponential Approximation of the Channel	,
	Profile	. 85
	2. Linear Approximation of the Channel Profile	. 89
	Profile	•
	C. ONWELTON-ENGR MARTINE-DISSEMINANT TOWNER C. C. C. C. C.	_ 93

CONTENTS (Cont)

		:	•	Page.
		2. 3.	VMOS Edge Termination	96
			Techniques	99
	D.	Par	asitic Bipolar Latchback Limit	100
•		2.	Static Condition	100
			Switching Transient dV/dt	107
	E.	Joh	inson's Limit	111
	•	1. 2. 3. 4.	Fundamental Differences between MOS and	111 113 113 116
		-	Bipolar Devices	. 338
٠.	F.	Su	mary	. 126
IV.			ON MOBILITY IN INVERSION AND ACCUMULATION ON THERMALLY OXIDIZED SILICON SURFACES	. 129
	A.	E	perimental Tachniques	. 130
	В.		hysical Mechanisms in Surface Carrier cattering	. 132
	c.		lectron Inversion-Layer Mobility-Effects	
	•		f Oxide Charges and Substrate Resistivity n Maximum Effective Mobility	. 135
•	D.		lectron Inversion-Layer MobilityVariations of peff with Vertical Electric Field	. 139
		1	. Peak Field at the Silicon Surface vs	
		•	Average Field in the Inversion Layer	. 139
			3. Mobility Variation with Substrate Bias	
			. Mobility Variation at High Pields with	,•
		:	Dry vs Wet O ₂ Thermal Oxidation	146
		1	Direction	. 148
			Anisotropically Etched Surfaces	15
	. 1	Ε.	Electron Accumulation-Layer Mobility	15
	1	F.	Summary	16:
			RESURF STRUCTURE AND ITS APPLICATIONS TO	16

vi.

CONTENTS (Cont) .

		Pa	дe
A,	REST	URF Structure and Principle of Operation 16	3
•	1.	Description	3
,		Implanted Offset-Gate MOSPETs	57
	J.,	Derivation of Np[epi] . depi = 1 × 1012 cm ⁻² at Ideal Bulk Breakdown	59 .
B.		lication of RESURF to the LDMOS—Break— n-Voltage Improvement	73.
		_	
			71 76
Ċ.		riations of the RESURF LDMO5On-Resistance Auction	.80
		Field Shaping via a Buried Layer	.80
		Layer	L84
Ð.	. Sv	mmaxy	186
71. C	MCTT	SIONS AND RECOMMENDATIONS	167
. A	. c	onclusions	187
B	. Re	ecommendations	168
Append	A xi		
٠.		ON THE TRANSCONDUCTANCE OF MOSFETS	189
Append	lix B	. SOLUTION OF POISSON'S EQUATION FOR A CYLINDRICAL ABRUPT ONE-SIDED JUNCTION	193
REFERI	ENCES		195

vii

viii .

TITHSTEATTONS

Figure		age_
1.1	Speed vs power in various semiconductor devices	1
1.2	The HEXFET	6
1.3	Cross section of the Motorola TNOS power PET	Б.
1.4	Siemens power MOSFET (SIPMOS) a variation of the VDMOS	7
2.1	Cross sections of three high-voltage DMOS devices	οίο
2.2	Equivalent circuits of high-voltage DMOS devices	13
2.3	Photomicrograph of the power-MOSFET test chip	·15
2.4	Photomicrographs of the high-voltage DMOS devices with identical channel widths fabricated on the same wafer	. 16
2.5	Epitaxial-layer doping concentration and thickness vs breakdown	19
2.6	One-dimensional electric field	21
2.7	Froduct of resistivity and thickness of the epitaxial layer $\rho W_{\mbox{\footnotesize B}}$	23
2,8	Model of the 10MOS used to calculate bulk resistance	25
2.9	On-resistance of LDMOS devices vs. $V_{\overline{G}} - V_{\overline{TP}}$	26
5.1	O Model of the VDMOS used to calculate on- resistance	. 28
. 2.1	A Model used in the calculation of depletion- mode on-resistance	. 29
2.3	12 Cross section of epitaxial drift region	. 33
2.	13 Ratio of epitaxial bulk resistance calculated in Eq. (2.30) to that in Eq. (2.26) vs h/a	. 34
2.	14 On-resistance of the VDMOS vs. $V_G - V_{TE}$. 35
2.	15 Calculated percentage of total VDMOS on- resistance	. 36

ix

ILLUSTRATIONS (Cont)

eigure		Page.
2.16	Effect of P-channel diffusion separation L _T on VDMOS on-resistance	37
2,17	Model of the VMOS used to calculate on- resistance	38
2.18	On-resistance of the VMOS vs $v_G^-v_{TE}^-$	40
2.19	Calculated effect of V-groove depth on VMOS on-resistance	41
2,20	SEM of the truncated V-groove TVMOS	41
2.21	Model of the TVMOS used to calculate on- resistance	42
2.22	with both fully etched and truncated V-grooves	
٠.,	vs v _G -v _E	43
2.23	HEXFET topology	45
2.24	Simplified cross section of the HEXTET	45
2.25	Normalized on-resistance vs gate width for various cell widths	48
2.26	Normalized on-resistance vs cell width for various gate widths	. 49 ·
2-3	7 Experimental I-V characteristics of VDMOS devices fabricated with various epitaxial resistivities	51
2.2	28 Experimental transconductance measurements on VDMOS and VMOS large-geometry devices	. 52
2.2	29 Comparison of the experimental I-V character- istics of VDMOS and VMOS devices with identi- cal channel widths	. 53
2.	30 Experimental transconductance measurements from the LDMOS small-geometry devices	. 54
2.	31 Effect of pulsewidth on measured transconductance in the 3 Q-cm VDMOS	55
2.	32 Test circuit used for the measurement of pulsed	

ILLUSTRATIONS (Cont)

Figure	Page	
2,33	Equivalent circuit	
2.34	λ TO-3 packaged device	
2.35	Model of the VDMOS used to obtain the voltage	•
2.36	Model of the VDMOS used in the calculation of the I-V characteristics	
2.37	Schematic of the n-channel JFBT used in the model calculation	•
2,38	Righ-voltage VDMOS (3 Ω -cm, $L_{_{\mbox{\scriptsize T}}}=15~\mu$) I-V characteristics	
2.39	Cross section of channel-length modulation in the JFET portion of the VDMOS	
2.40	VDMOS (3 Ω -cm, I_{m} = 40 μ) I-V characteristics 67	
2.41	Narrow-spacing VDMOS transconductance 68	
2.42	Experimental transconductance vs gate drive	
2.43	Buried-load logica variation of the VDMOS structure	
2.4	Processing steps for the IDMOS, VDMOS, and VMOS 72	
2,-4	5 Effect of initial-oxidation temperatures on N substrate outdiffusion	
3.1	One-dimensional approximation of the electric field under the gate region in the VDMOS and TVMOS	
3,-2	MOS energy-band diagram for an n-type semiconductor under the depletion condition $\{V_{\mathbf{G}} < 0\}$ 83	L
3.3	Oxide field and voltage vs drain-source voltage 8	1
3.	Idealized impurity profile used in the calculation	5
3.	5 Charge sharing under gate punchthrough8	6
3.	6 Calculated source-drain punchthrough breakdown	_

xi.

: } .

)

)

ILLUSTRATIONS (Cont)

Pigure		<u>Page</u>
3.7	Calculated source-drain punchthrough breakdown assuming linear and step profiles	90
3.8	Minimum channel thickness allowable to avoid punchthrough breakdown as a function of threshold voltage	91
3.9	Comparison of three approximated channel profiles	92 ·
3.10	Cross section of the concentric quard rings for the VDMOS	94
3.11	Cross section of a VDMOS with a field plate and an equipotential ring	95
3.12	Cross section of a VDMOS with an edge-extension implant	. 95
3.13	Breakdown-voltage measurements to compare the edge-termination techniques for VDMOS devices	. 96
3.14	V-groove field-limiting ring	. 97
3.15	Junction-termination extension with an implant	. 98
3.16	Junction-termination extension with a field plate	. 98
3.1	7 Breakdown-voltage measurements to compare the edge-termination techniques for VMOS devices	. 99
3.1	8 Parasitic bipolar transistor intrinsic to the DMOS structure	-, 101
3.1	9 Cross section of current flow I CBO under reverse bias	. 102
3.2	20 Device cross section used to calculate minimum channel thickness	. 104
. 3.	21 Cross section of high electric-field positions	. 10€
. 3.	22 I-V characteristics of the power MOSFET in reverse breakdown	. 10
· 3_	23 Device turn-off response	10

, iix

ILLUSTRATIONS (Cont)

rame		rage
3.24	Corrent and voltage waveforms indicating turn-on of the parasitic bipolar transistor	
	in a 300 V experimental General Electric power MOSPET	109
3.25	Minimum channel thickness as a function of effective resistive length at two threshold voltages	. 111
3,26	Idealized model of the one-dimensional current- flow transistor	. 112
3,27	Critical field for an abrupt silicon junction as a function of temperature	. 114
3.20	Johnson's limit as a function of temperature	. 115
3.29	Experimental voltage/frequency relationship in MOS, bipolar, and JFET devices	. 117
3.30	One-dimensional model for bipolar and MOS transistors	. 118
3.31	Common-emitter characteristics of the N FN N bipolar power transistor with two regions of saturation	. 121
3.3	2 Carrier concentrations in the N layer	. 122
3.3	3 One-dimensional MOS used to explain high on- resistance and single injection	. 123
4.1	Experimental test device for mobility measurements	131
4.2	Definition and relationship between effective mobility $\mu_{\mbox{\scriptsize FE}}$ and field-effect mobility $\mu_{\mbox{\scriptsize FE}}$	133
4.3	The Si/SiO ₂ interface and associated electrical charges in a MOSPET structure	134
4	Peak effective mobility at room temperature as a function of substrate doping concentration and fixed oxide charge density	136
4.	.5 Inverse of peak effective mobility vs $Q_{\hat{\mathbf{f}}}$ at	

xiii

ILLUSTRATIONS (Cont)

igure	Page
4.6	Inversion-layer peak mobility ν_{\max} and bulk mobility vs substrate doping concentration at two values of oxide charge density Q_f
4.7	Effect of substrate doping concentration on the average electric field
4.8	Effective mobility vs effective field for four substrate doping concentrations
4.9	Dependence of the constant E on doping concentration N
4:10	Experimental electron inversion-layer mobility vs effective field at various values of $Q_{\underline{f}}$ 145
4.11	Experimental electron inversion-layer mobility vs effective field at two substrate doping levels
4,12	Normalized electron inversion-layer mobility vs effective field for dry and wet O ₂ (95°C H ₂ O) samples
4.13	Normalized electron inversion-layer mobility vs effective field for (100)-and (111)-oriented waters
4.3	4 Anisotropy of electron inversion-layer mobility vs effective electric field on (110) substrates 150
4.1	5 Test structure to determine electron mobility in inversion layers on etched (111) surfaces 152
4.1	16 Electron inversion-layer mobility vs gate voltage on etched and nonetched (111) surfaces 152
4.3	Normalized electron inversion-layer mobility vs effective electric field on etched and nonetched (111) surfaces
4.	18 Electron inversion-layer mobility vs effective electric field on etched (111) and planar (100) surfaces
4.	.19 Test structure to determine accumulation-layer

xiv

ILLUSTRATIONS (Cont

Figure		Page
4.20	Accumulation-layer electron mobility vs effective electric field for (111) and (100)	•
	surfaces	158
4.21	Accumulation- and inversion-layer electron mobilities vs effective field	159
4.22	Accumulation-layer electron-mobility anisotropy in (110) wafers	160
5,1	Cross section of a RESURF diode	164
5.2	Electric-field distribution	. 165
5.3	Breakdown voltage as a function of epitaxial thickness	. 166
5.4	Breakdown voltage as a function of epitaxial doping concentration	. 166
5.5	Cross section of an ion-implanted offset-gate high-voltage MOSFET	. 167
5.6	Cross section of the offset-gate SOS/MOS transistor	167
5.7	Cross section of the high-voltage DNOS transistor	. 168
5.8	Equivalent circuit of the structures in Figs. S.5, 5.6, and 5.7	. 168
5.9	Similarity between offset-gate and RESURF	. 169
5.1	0 Breakdown voltage as a function of ion- implanted dose	. 169
5:1	1 Gate-associated transistor	172
· 5.3	2 Geometry of the LDMOS transistor	. 172
5.3	Blectric field of an N N P diode at avalanche breakdown	175
5.	14 Device dimensions in the CANDE simulation	177
5.	15 Breakdown voltage vs epitaxial-layer thickness	

ILLUSTRATIONS (Cont)

Figure	Page
5.16	Breakdown voltage vs epitaxial-layer thickness for two values of spacing between the gate and drain metallizations
5.17	LDMOS with a boron-implanted buried layer under the channel region
5.18	Analogy between a buried-layer RESURP and a multiple-implant offset-gate structure
5.19	Results of a computer simulation of the LDMOS with a boron-implanted buried layer under the channel region
5.20	Electric-field contour of the LDMOS in Fig. 5.17 with an epitaxial thickness of 6 µ
5.21	Electric-field contour of the LDMOS in Fig. 5.17 with an epitaxial thickness of 5 µ
	Electric-field contour of the LDMOS in Fig. 5.17 with a 6 μ epitaxial thickness and a 12 μ distance between the drain and buried layer 185
5.23	Cross section of a LDMOS with a two-region epitaxial profile
A.l	Equivalent circuit used in the calculation of transconductance
в.1	Cylindrical abruot junction

ru i

TABLES

Number	•	Page
1.1	Comparison of MOS and bipolar power transistors	4
1.2	Commercial power MOSFETs and their manufacturers	. 7
2.1	Experimental parameters for fabricated devices	. 17
2.2	Breakdown-voltage dependence of doping concentration on an abropt plane junction	20
2.3	LDMOS, VDMOS, and VMOS process schedule	73
3.1	Experimental breakdown voltages and cutoff frequencies in power MCSFETs	116

xvii

'n

3

xviii

a .	upper width of the trapezoid impurity gradient of the emitter-base junction
λ	chip area effective channel-drain junction area
Acelli,	cell area
p ¹	length of the trapezoid
EA	avalanche breakdown voltage
вусво .	open emitter collector to base breakdown voltage
BA CEO	open base collector to emitter breakdown voltage
- BA CA	avalanche breakdown voltage of the N'N'P diode
BVoss	drain-to-source breakdown voltage
.BA ^{bb}	plane-junction breakdown voltage with a cylindrical $N^{\frac{1}{2}}$ junction
ėv _{PT}	avalanche breakdown voltage of the N [†] N P diode with paral- lel-plane abrupt junctions
· C*	constant = 0.8
C ^{BC}	base-collector capacitance
$c^{\mathbf{E}}$	emitter-base capacitance
c _{GS}	gate-to-source capacitance
cin	input capacitance
C	neutral capacitance
c,	gate-oxide capacitance per unit area
C _{TE}	emitter-base transition capacitance
deff	effective channel length under the source
$\mathbf{d}_{ extbf{epi}}$	epitaxial-layer thickness
ďn	width of the N region of the N N P diode
D _n	electron diffusivity
,	

į

Ę	electric field
E _g	energy band gap
E _{crit}	critical field of semiconductor avalanche breakdown
E°*	electric field in the oxide
Es	electric field at the semiconductor surface
E _{eff}	effective field in the inversion layer
Ė	common-emitter cutoff frequency
g _đ	dc drain conductance of the MOSFET
9 _m	small-signal transconductance of the MOSFET
a ^{m (max)}	maximum value of transconductance
G	Gummel number
h ,	height of the trapezoid
ix	transverse current
, 1	current in the trapezoid
1 8	base current
TCBO .	collector-to-base reverse leakage current
I _{CE0}	collector-to-emitter leakage current
To Tos	drain current of the MOSFET
I _{D3}	drain current of the JFET
I _{dsat}	drain current at saturation of the MOSFET
IE	emitter corrent
accum	accumulation current
, J	current density
o _D	switching current density
¥	Boltzmann's constant
1 _c	collector-region thickness of the bipolar transistor

 Y_i^*

•

r	exponential length constant spacing of the V-groove mask length of the element
r.	effective length of the N region of the lateral DMOS
r.B	bulk Debye length
Leff	channel length of enhancement-mode MOSFET
L'eff .	channel length of depletion-mode MOSFET
r _r	spacing between channel junctions at semiconductor surface
N	low-level multiplication factor
n D	constant = 4
n,	intrinsic carrier concentration
Ŋ _A	acceptor impurity concentration
N _D	donor impurity concentration
Ninv	induced carrier in the inversion layer per unit area
N it	interface state per unit area
H _A (sub)	substrate doping concentration
N _B ,N _{D(epi)}	epitaxial-layer doping concentration
cell	number of cells for a given chip area
n T	number of trapezoids
Ŋ _C	channel doping concentration
wsx M	maximum channel doping concentration
n peak	maximum surface impurity concentration in the channel
N _{eff}	effective doping concentration
p(o)	injected hole concentration at base-collector junction
, p	electric charge
Q _B	depletion charge per unit area total channel impurity density (per unit area)
Q _F	fixed-oxide charge per unit area at oxide/semiconductor interface

Q _s	total induced charge per unit area in the semiconductor
o .	depletion-layer charge on the drain side
r _o .	radius of a circle
r ₁	effective radius of the current source at the end of the channel
² 2	effective radius of the current sink at the N contact
r _{c.}	collector resistance
r _E	emitter resistance
r _j	channel junction depth
r jn	N ⁺ drain diffusion depth
R _Ó	channel sheet resistance
R ₄	epitaxial-layer bulk resistance
R _D	depletion-mode channel resistance
RE	enhancement-mode channel resistance
R JFET	JFET channel resistance
R _p	pinched charmel resistance
R _s	sheet resistance
t. ox.	oxide thickness
Ŧ	temperature (°K)
ั้ชั	normalized potential drop
v*	constant = 2.4×10^7 cm/sec
▼ _{SAT}	scattering-limited velocity
V(ż)	voltage across region (3) in the VMOS .
V _{BE} ·	base-emitter voltage of the bipolar transistor
v _D ,v _{DS}	drain-source voltage of the MOSPET
VDSAT	drain saturation voltage
Y _{EB}	flatband voltage

xxii

ŗ

v _{GS}	gate-source voltage
v _{oc}	crossover voltage between ohmic and space-charge-limited currents
v _c :	voltage drop across the epitaxial layer
v _{sj}	source voltage of the JFET
, ta	drain voltage of the JFET
V _T	threshold voltage
V _{TE}	threshold voltage of the enhancement-mode MOSFET
V _{TD}	threshold voltage of the depletion-mode MOSFET
v _a .	applied potential
v _p	punchthrough voltage of the N N P diode pinchoff voltage of the JFET
V _{PT}	drain-to-source punchthrough voltage
v _{ox}	voltage drop across the oxide
v_{g}	gate-to-ground voltage
v _{BS}	substrate bias
. M ^C	net channel thickness
w .	channel width
w _B	epitaxial-layer thickness
WCIB	current-induced basewidth
. x	channel thickness of the MOSFET
X. A(min)	minimum channel thickness of the MOSFET
a ^x	depletion-layer width
. X	depth of the accumulation layer from the surface
x,	junction depth of channel diffusion
x _B ,x _{dn}	depletion-layer width on the channel side
Z	width of the resistive element

xxiii

)

```
spreading angle
            product of emitter efficiency and the base transport factor
             common-smitter current gain
             gain factor of the MOS transistor [= (W/L) UC]
             MOS-transistor bulk-charge factor
             permittivity of SiO2
e<sub>ox</sub>
              permittivity of Si
Θ
              600°K
              hole bulk mobility
μ
              electron bulk mobility
û
              average hole bulk mobility
              electron inversion-layer mobility
               electron accumulation-layer mobility
               effective mobility
 \mu_{	ext{eff}}
 \mu_{\text{FE}}
               field-effect mobility
               maximum value of effective mobility
 max
  ġ
               resistivity
                sheet resistivity
                conductivity
  Œ
  ф<sub>В</sub>
                built-in potential
                voltage across the depletion layer on the channel side
  φđ
                voltage across the depletion layer on the epitaxial-layer
                 Fermi level referenced by midgap
                 metal semiconductor work-function difference
   Χe
                 semiconductor electron affinity
                 metal electron affinity (work function)
                 surface potential
```

. XXÍV

τ_E emitter delay
τ_B base transit time
τ_{sc} space-charge generation lifetime
τ_m minority-carrier lifetime

XXV

~vvii

The author wishes to thank Professor James D. Plummer for his guidance, direction, and support throughout the course of this research. The constant encouragement of Professor Gerald L. Pearson is also sincerely appreciated. I am also grateful to Professors Richard M. Swanson and Allen M. Peterson for their critical reading of this manuscript.

Special thanks are extended to the many friends and members of the Integrated Circuits Laboratory. I am indebted to the understanding and patience of my family.

This work was supported by a Tektronix Industrial Grant.

xxvii

•

Chapter I

INTRODUCTION

Until recently, silicon bipolar transistors were the principal active components for power amplification and switching applications because of high current density and good geometrical control of the active transit (base) region width. Recent advances in processing technology and the introduction of new device structures, however, have dramatically improved the current, voltage, and power-handling capabilities of MOSFETS. The impetus for much of this work is the faster switching ability of majority-carrier devices which are not affected by the minority-carrier charge-storage problems inherent in bipolar transistors. A second motivation is the negative temperature coefficient of carrier mobility that greatly reduces the problems of thermal rumaway, secondary breakdown, and current hogging—all play important roles in the design and application of power bipolar transistors. The recent commercial availability of a variety of discrete power MOS transistors has made possible numerous new applications.

The power-frequency performance of various semiconductor devices is illustrated in Fig. 1.1 [1.1]. As technology continues to develop, new




Fig. 1.1 SPEED VS POWER IN VARIOUS SENI-CONDUCTOR DEVICES.

limits on the power-handling capability and switching speed will be established. It can be seen that the trends are moving upward toward the right.

The thyristor is a bistable solid-state device that blocks the flow of current until it is turned on by a small control signal; it then remains on until the supply voltage is removed or reversed in polarity. Although these devices are able to control large amounts of power, they are usually limited to switching frequencies of only a few kilohertz.

The bipolar power transistor functions in the same way as its small-signal counterpart, but it is large enough to control power levels up to several hundreds of watts. A continuous base current is required to maintain this device in the on-state, and this power is lost and detracts from the efficiency of the transistor as a switch. Although it is capable of switching at a much higher rate than the thyristor, time delays associated with the injection and removal of base charge limit its switching speed to less than 20 kHz.

The planar MOSFET requires a negligible amount of power to control the switching action because it is a voltage-controlled device. Lacking the time delays inherent in a bipolar transistor, the planar MOSFET can be operated at frequencies up to hundreds of megahertz; unfortunately, however, the current to be controlled is conducted laterally through a relatively long channel. The resulting high on-resistance limits the use of this MOSFET to power-handling applications of ≤ 1 W.

In the newly developed vertical power MOSFET, drain current is collected from the substrate which obviates the need for a drain-contact area on the surface. The resulting increase in packing density directly reduces the cost and improves the performance of the device. In this vertical structure, the best features of earlier technologies and innovative design are combined with new fabrication techniques to achieve performance that can be an order of magnitude better than previously attainable.

A. Major Modifications in Power MOSFETs

Two modifications in the basic MOSFET structure have been responsible for the advancements in the current-handling capability and breakdown

2

voltage. The first is the use of double diffusion to achieve very short (1 to 3 µ) channels [1.2,1.3] although not all of the new power MOSFETs use this technique [1.4]. Sequential diffusion of P- and N-type impurities in a manner analogous to bipolar-transistor fabrication processes yields channel lengths comparable to bipolar basewidths. Historically, this process has been difficult to control because threshold voltage is determined by diffused impurity profiles rather than by bulk substrate doping levels. Ion implantation, however, has largely resolved this problem.

The second major change has been the incorporation of a lightly doped (usually N) drift region between the channel and the N drain contact [1.2-1.5]. This region largely supports the applied drain potential because its doping level is much smaller than the P-channel region. These new structures effectively separate the active channel (which determines device gain) from the drift region that supports the applied voltage. This separation is identical in modern bipolar transistors where a lightly doped collector region supports the applied potential and a narrow and more heavily doped base region determines device gain.

Table 1.1 lists the principal differences and similarities between power MOS and bipolar transistors. In addition to their inherent high switching speed resulting from the lack of minority-carrier injection during operation, MOSFETs with their insulated gates have negligible input gate-drive current; other advantages are related to the negative temperature coefficient of their drain current, which prevents the formation of thermal instabilities and simplifies the paralleling of devices to increase current handling. In contrast, bipolar transistors require ballasting and careful device matching to prevent thermal runaway.

At lower frequencies, MOSFET on-resistance is higher than in bipolar transistors rated at the same operating voltage. This results in larger steady-state power dissipation and may offset the advantages. The prospects for commercial power MOSFETs appear bright, however, in many high-frequency applications.

COMPARISON OF MOS AND BIPOLAR POWER TRANSISTORS

MOS	Bipolar		
Differences			
Majority-carrier device	Minority-carrier device		
no charge-storage effects	charge stored in the base and collector		
high switching speed	low switching speed		
drift current (fast process)	diffusion current (slow process)		
Voltage driven	Current driven		
purely capacitive imput impedance; no do current required	low input impedance; dc current required		
simple drive circuitry	complex drive circuitry (resulting from high base- current requirement)		
Predominantly negative temper- ature coefficient on drain current	Positive temperature coeffi- cient on collector current		
no thermal runaway	thermal runaway		
devices can be paralleled	devices cannot be easily paralleled because of V _{BE} matching problem and local current concentration		
Less susceptible to second breakdown	Susceptible to second breakdown		
Square-law I-V characteristics at low current; linear I-V characteristics at high current	Exponential I-V characteristics		
Greater linear operation and fewer harmonics	More intermodulation and cross- modulation products		
High on-resistance and, there- fore, larger conduction loss	Low on-resistance (low satura- tion voltage) because of conduc- tivity modulation of high-resis- tivity drift region		
Low transconductance	High transconductance		
Torn on voltage directly affected by such process parameters as doping profiles	Turn-on voltage relatively insensitive to process parameters		

Table 1.1

CONTINUED

Similarities		
Channel length determined by double diffusion	Basewidth determined by double diffusion	
Drain current proportional to channel width	Collector current approximately proportional to emitter stripe length	
High breakdown voltage as the result of a lightly doped region of a channel-drain blocking junction	High breakdown voltage as the result of a lightly doped region of a base-collector blocking junction	

B. Commercial Power MOSFETs

Although most of the recently developed power MOSFETs are based on the two modifications described in Section A, there are substantial variations in the structures used to implement them. A host of commercial MOSFET devices has entered the industrial market; they are known by such names as VMOS [1.5], DMOS [1.2], HEXFET [1.7], TMOS [1.8], and SIPMOS [1.9]. These products, however, can be described by three basic structures—the lateral double-diffused transistor (LDMOS) [1.2], vertical double-diffused transistor (VDMOS) [1.10], and V-groove double-diffused transistor (VMOS) [1.6]. The selection of the appropriate device will depend on the voltage, current, power, and speed requirements for a specific application.

In late 1978, International Rectifier developed the HEXFET (Fig. 1.2) which was a refinement of the generic silicon-gate VDNOS, with the capability of handling up to 400 V at 5 A continuous current. Since them, Motorola with its TMOS (Fig. 1.3) and Siemens with its SIPMOS (Fig. 1.4) have joined the competition. Recently, RCA has introduced a structure similar to the HEXFET. Table 1.2 is a partial list of some of the major manufacturers and their products.

Despite all of this commercial activity, there are few theoretical analyses of device capabilities and comparisons of the various structures.

5




Fig. 1.2. THE HEXFET.




Fig. 1.3. CROSS SECTION OF THE MOTOROLA TMOS POWER FET. This structure is based on the VDMOS.




Fig. 1.4. Siemens power mospet (sipmos)—a variation of the vomos.

Table 1.2 commercial power mospets and their manufacturers †

		
Manufacturer	Voltage Rating. (V)	Technology
Hewlwett-Packard	450	VD! IOS
Supertex	450	VD:40S
International Rectifier	500/400	VDHOS
Motorola	500/400	VDMOS
Intersil	800, 700, 450	ADMO2
Siemens	100	VDHOS
T.1.	80, 90	VMOS
Siliconix	90, 450	- VMOS
General Electric	450, 300	VMOS

Obtained from manufacturex data sheets, advertisements, or technical reports and publications.

This lack of cublished data has supplied the motivation for the work reported here. Its purpose is to investigate the physics and technology of power MOSTETS and to determine the key parameters in device modeling.

D. Organization


Chapter II begins with a brief introduction to the power MOSFETs, followed by equivalent-circuit representations. Quantitative models, suitable for device design, are developed directly from the geometry and doping profiles to determine the on-resistance of each device. These models are useful in optimizing a particular structure and in comparing all of them for a specific application. Test structures have been fabricated to evaluate performance and to verify the accuracy of the models. A VOMOS with a hexagonal geometry is illustrated, using the analytical model to optimize the on-resistance. The dc I-V characteristics are investigated, with emphasis on the VDMOS. Transconductance and its limitations resulting from the operating conditions and geometries are analyzed.

Voltage limitations and the parasitic bipolar effect intrinsic in power MOSFETs are considered in Chapter III. A modified figure of merit for the voltage-frequency relationship is introduced. The fundamental differences in frequency response and on-resistance between MOS and bipolar devices are analyzed.


Knowledge of electron mobility in the inversion and accumulation layers is essential for accurate modeling of the power MOSFETs described in Chapter II because it is a key parameter in determining device performance. The need for accurate mobility data motivated the mobility measurements and data analysis, and the results are described in Chapter IV.

Discrete power MOSPETs have advanced rapidly during the last few years; however, there is also an increasing interest in integrated circuits with a portion of their circuitry operating at high voltages. A new development in the lateral DMOS is the use of a thin-epitaxial layer, and this is discussed in Chapter V. Key device parameters are identified through both analytical solutions and two-dimensional numerical simulations.


В



LDMOS



VDMOS



VHOS

Fig. 2.1. Cross Sections of Three High-voltage DNOS DEVICES.

10

than the LDMOS whose drain connection is on the top surface. Most power MOSTETS manufactured today use one of the vertical structures for this reason. The LDMOS, however, has the advantage of much simpler integration with other components [2.3] because all three electrodes are on the top surface and are readily available for interconnection to other devices. In addition, in lower voltage applications in which the LDMOS gate electrode may be extended all the way to the drain N⁺ region over thin oxide [2.4], the gate potential can reduce the resistance of the N⁻ drift region substantially by heavily accumulating the surface. This mechanism cannot occur in the vertical structures, and it makes the LDMOS more competitive in current per unit area with the vertical devices at low voltages.

Both the LDMOS and VDMOS can be fabricated on any silicon-crystalline orientation. The VMOS channel is constrained along an etched <111> surface. The choice of <100> material for the LDMOS and VDMOS results in a 20 percent improvement in electron inversion-layer mobility [2.5, 2.6] and a 15 percent improvement in inversion-layer electron scatteringlimited velocity v_{SAT} [2.7]. These effects lower channel resistance and increase device transconductance per unit width in the LDMOS and VDMOS.

The fixed oxide charge density $Q_{\rm f}$ is approximately three times greater on the <110> plane than it is on the <100> plane [2.8]. For a given threshold voltage, therefore, peak channel doping must be higher in the VMOS structure than it is in the LDMOS or VDMOS. Because electron inversion-layer mobility decreases with increased doping [2.5,2.6], this would again imply greater mobility in the LDMOS and VDMOS. In practice, however, this effect is negligible in higher voltage devices because channel doping in all three structures is heavy enough for the bulk-charge term to dominate the threshold voltage, with little contribution from $Q_{\rm f}$ [2.9]. The higher $Q_{\rm f}$ in the VMOS, however, may degrade mobility [2.5,2.10], and it generally implies a greater interface state (N_{it}) density that may impact other device parameters such as noise performance in linear-amplification applications [2.11].

The nonplanar VMOS can encounter fabrication difficulties in terms of metal coverage and photolithography which do not exist in the planar

11

LDMOS and VDMOS. The increasing use of silicon-gate technologies in the fabrication of all three types, however, has largely eliminated this potential problem.

All three structures inherently have some overlap of the thin gate oxide over the heavily doped N[†] source region. This contributes directly to gate-to-source capacitance C_{GS} and degrades the speed of the devices. In metal-gate technologies, this capacitance can be reduced substantially by making use of the differential oxidation rates over the N[†] and N^{*} regions [2.12]. Such techniques are more effective on <100>-oriented silicon than on <111> substrates, and this would tend to favor the LONOS and VDMOS when high-frequency performance is required. In addition, implementation of self-aligned silicon-gate technology is relatively straightforward in the planar devices: it is not as effective in reducing C_{GS} in the VMOS.

In high-voltage applications, the bulk resistance of the N region in each device plays a major role in overall on-resistance, as will be demonstrated quantitatively in Section E. The three structures inherently have such a bulk resistance: however, the values vary. Equivalent circuits for the LDMOS, VDMOS, and VMOS are examined in the following section to pinpoint the differences in this component in each structure.

3. Equivalent Circuits

The equivalent circuits of the IDMOS, VDMOS, and VMOS are presented in Fig. 2.2. Each structure consists basically of an enhancement-mode transistor in series with a parasitic bulk resistance; however, a more careful examination of these circuits will reveal some basic differences.

The LDMOS (Fig. 2.2a) consists of an enhancement-mode transistor (active channel) in series with a depletion-mode transistor (surface accumulation region) which is in parallel with a bulk resistor R_1 in series with a second bulk resistor R_2 [2.13]. The two components in the center represent the gate-controlled accumulation layer in parallel with a bulk resistor; the current through the device will divide between these two components in a manner determined by the conductance of the accumulation layer (gate voltage). The third series component R_2 represents the region between the gate electrode and drain contact; such a




Fig. 2.2. EQUIVALENT CIRCUITS OF BIGH-VOLTAGE DMOS DEVICES.

region would be missing in a low-voltage structure in which the gate metal could extend to the No region [2.4]. In a junction-isolated device, the substrate PN junction modulates the conductivity of R, and

The VDMOS (Fig. 2.2b) is distinguished from the LEMOS in two ways. First, the depletion-mode transistor and its parallel bulk resistor must be regarded as distributed devices because the direction of current flow changes from horizontal to vertical along the length of the accumulated surface between the source regions: The distributed model will be simplifted here to a single depletion-mode transistor; a correction factor

. 13.

Page 50 of 84

will be introduced in Section E to account for the two-dimensional nature of current flow. Second, a series JFET is present in the equivalent circuit of the VDMOS because of the pinching of current between the adjacent P-bulk diffusions. The spacing between the F diffusions (channel width of the JFET) can be a significant factor in determining the fraction of total on-resistance contributed by the series JFET.

The VMOS equivalent circuit (Fig. 2.2s) is identical to that of the LDMOS except for the absence of any influence of a P-type substrate on R_1 and R_2 because the VMOS is regarded here as a nonisolated discrete device. The physical structure of the VMOS, however, varies distinctly from the LDMOS and, as a result, analyses of the components in the two models will differ for each.

To simplify the analyses of the three devices based on these equivalent circuits, two-dimensional distributed structures are reduced to lumped equivalent circuits. With minor geometrical corrections to account for this modification, the models in Fig. 2.2 are in good agreement with a variety of experimental structures.

Even with the above simplifications, modeling of these devices is not straightforward for the following reasons.

- Because each of the enhancement mode devices in Fig. 2.2
 has a nonuniformly doped channel, electron inversion-layer
 mobility and scattering-limited velocity variations with
 doping must be known as should their variation with the
 gate field.
- Depletion-mode devices are present in each circuit (representing surface-accumulation layers). Electron (majority-carrier) mobility in such regions must also be known, therefore, including its dependence on the gate field.
- The bulk resistors in each circuit are two dimensional and, as a result, realistic geometries for these regions must be developed.

C. Device Design

)

To investigate the accuracy of the models in Fig. 2.2 and the analytical expressions to be presented in Section E, the three devices were fabricated side by side on the same wafer. Figure 2.3 is a






Fig. 2.3. PROTOMICROGRAPH OF THE POWER-MOSFET TEST CHIP.

photomicrograph of the completed power-MOSFET test chip. Design rules were 10 µ minimum feature sizes and 5 µ alignment tolerances, and the resulting photomicrographs (from the same die) at a larger magnification are presented in Fig. 2.4. The channel width of each device was 3440 µ, and the channel lengths were determined from the spreading-resistance measurements of the vertical profile and 85 percent conversion from vertical to lateral distances. These parameters are listed in Table 2.1. Epitaxial thicknesses were obtained by the commonly used lap-and-stain technique. Diffused guard rings were employed to prevent the surface effects from degrading the breakdown voltage [2.14]. Such techniques are not as easily employed in the LUMOS because of its topside drain contact and, as a result, they were not used for the structure in Fig. 2.4a.

Because the area occupied by each device is highly dependent on design rules and voltage capability, each device was developed according to the same design rules and had a voltage capability of >300 V in the highest resistivity epitaxial material (8.5 Ω -cm). For the same total



a. LDMOS




b. VDMOS

Fig. 2.4. PHOTOMICROGRAPHS OF THE HIGH-VOLTAGE DNOS DEVICES WITH IDENTICAL CHANNEL WIDTHS FABRICATED ON THE SAME WAFER.

λ,

Ţ

}



c. VMOS

Fig. 2.4. CONTINUED.

Table 2.1

EXPERIMENTAL PARAMETERS FOR FABRICATED DEVICES

Wafer Resistivity (Ω−cm)	Effective Epitaxial Thickness between P Diffusion and N [†] Substrate (µ)	LDMOS, VDMOS Leff (µ)	VMOS L _{eff}
0.5	6.4	1.50	2.17
1.1	7_3	1.62	2.34
3.0	14.6	1.79	2.59
7.0	20.3	2.00	2.88
8.5	26.8	2.13	3.06

17

channel width, the relative surface areas excluding guard rings were 1.62, 1.08, and 1.0 for the LDMOS, VDMOS, and WMOS, respectively. A more important criterion than surface area for a given channel width, however, is surface area for a given on-resistance or current capability as will be discussed in Section E.

Small VDMOS structures with various spacings between the p-wells were included on the same die to determine the effect of the JFET component (Fig. 2.2) on the on-resistance. Two small VMOS devices with different spacings in the V-groove opening were used to study the V-groove depth and incomplete V-groove etch effects. To extend the breakdown voltages, several types of junction-edge termination techniques (such as p-type field-limiting rings and field plates) were also included on the chip. The Van der Pauw patterns facilitated the measurement of the sheet resistances.

D. 'Epitaxial-Layer Resistivity and Thickness

In high-voltage structures, on-resistance is dominated by the hulk resistance of the drift region. For this reason, the thickness and resistivity of the epitaxial layer must be carefully chosen for optimal device performance. These parameters are examined in this section, based on a simple one-dimensional model (inset in Fig. 2.5) in which the ST region represents the epitaxial layer with thickness WB between the topside P diffusion and NT substrate and doping density ND-

On-resistance is minimized when the source-drain depletion region is allowed to epread completely through the epitaxial layer. Under this punchthrough condition, the voltage capability of the device is limited by avalanche breakdown when the field in the depletion region reaches the critical electric field $E_{\rm crit}$. For abrupt junctions and neglecting the built-in potential, the depletion-layer width $N_{\rm B}$ [2.15] is

$$W_{\underline{B}} = \sqrt{\frac{2\varepsilon_{\underline{S}\underline{A}}}{qN_{\underline{B}}}}$$
 (2.1)

ayere

18

= dielectric permittivity of silicon = 1.04 \times 10⁻¹² \dot{r}/cs BV = breakdown voltage

 $q = electric charge = 1.6 \times 10^{-19}$ coul

= donor impurity concentration (cm 3)




Fig. 2.5. EPITAXIAL-LAYER DOPING CONCENTRATION AND TRICK-NESS VS BREAKDOWN.

Based on the data in Ref. 2.16 and listed in Table 2.2, an approximate expression for the dependence of a plane-junction avalanche breakdown voltage on doping can be obtained as

$$pv \approx 2.932 \times 10^{12} \, n_p^{-0.666} \, v$$
 (2.2)

Simultaneous solutions of these two equations yield the solid lines in Fig. 2.5 which indicate the required $N_{\rm B}$ and $N_{\rm D}$ as a function of the

Table 2.2

BREAKDOWN-VOLTAGE DEPENDENCE OF DOPING
CONCENTRATION ON AN ABRUPT PLANE JUNCTION

Doping Concentration ND-3 (cm-3)	Breakdown Voltage from Nef. 2.16 (V)	Breakdown Voltage from Eq. (2.2) (V)
1'× 10 ¹⁴	1400	1390.5
1 × 10 ¹⁵	300	390 -
1 × 10 ¹⁶	63	64.7
1 × 10 ¹⁷ .	14,5	14

desired punchthrough-limited breakdown voltage. Note that, at this breakdown voltage, the depletion region just reaches the n^-/n^+ interface-

The above formulation does not completely reduce the on-resistance. A better approach is to minimize the product p_B which is proportional to the bulk series resistance of each device; that is, for a given EV requirement,

$$\frac{\partial}{\partial N_{\rm B}} \left(\rho N_{\rm B} \right) = 0 \tag{2.3}$$

where p is the epitaxial-layer resistivity defined as

$$\rho = \frac{1}{qN_n \mu(N_n)} \tag{2.4}$$

where p(Nn) is the bulk electron mobility.

The empirical formulation by Caughey and Thomas [2.17] for $\mu(N_{\rm D})$

is

$$\mu(N_{D}) = \frac{\mu_{MAX} - \mu_{MIN}}{1 + (N_{D}/N_{DEF})^{\alpha}} + \mu_{MIN}$$
 (2.5)

20

Case 1:04-cv-01371-JJF

}

where μ_{MAX} and μ_{MIN} are the limiting values of the bulk electron mobility in lightly and heavily doped material, respectively (MAX) = 1330 cm²/Vsec, $\mu_{MIN} = 65 \text{ cm}^2/\text{Vsec}$), $R_{REF} = 8.5 \times 10^{16}$, and $\alpha = 0.72$.

Under the reachthrough condition, the epitaxial-layer thickness Wm can be obtained from Ref. 2.18 as

$$BV_{RT} = E_{crit}W_{B} - \frac{cN_{D}W_{B}^{2}}{2\varepsilon_{si}}$$
 (2.6)

where BVRT is the reachthrough-limited breakdown voltage and differs from the voltage derived in Eq. (2.2). This becomes more apparent when the electric-field configuration in Fig. 2.6 is examined: here, Fig. 2.6a is based on Eq. (2.2) and Pig. 2.6b is according to Eq. (2.6).




Fig. 2.6. ONE DIHENSIONAL ELECTRIC . PIELD.

Reachthrough

To determine the doping dependence of E_{crit} , Eq. (2.2) is substituted (2.15) into

$$E_{\text{crit}} = \left(\frac{2qR_{D}BV}{\epsilon_{\text{si}}}\right)^{1/2}$$
 (2.7)

and the critical electric field them becomes :

$$E_{crit} = \sqrt{(2qN_{D}/\epsilon_{si})(2.932 \times 10^{12} R_{D}^{-3.966})}$$
 (2.8)

which, when substituted into Eq. (2.6) and solving for $M_{
m B}$ yields

$$W_{B} = \sqrt{\frac{2\epsilon_{st}}{qN_{D}}} \left(\sqrt{2.932 \times 10^{12} N_{D}^{-0.666}} - \sqrt{2.932 \times 10^{12} N_{D}^{-0.666} - BV_{RT}} \right)$$
(2.9)

Combining Eqs. (2.4) and (2.5) for p and Eq. (2.9) for Wa in (2.3), the p_B^{M} product becomes a function of N_D only.

The optimal values of $N_{\mbox{\scriptsize D}}$ and $W_{\mbox{\scriptsize B}}$ that minimize epitaxial bulk resistance are thereby obtained, and the results are plotted (dashed lines) in Fig. 2.5. These values are not substantially different from those indicated by the solid lines; they do imply, however, that less. doping and a reduction in the thickness of the epitaxial layer will lower the on-resistance as compared to a direct calculation based only on Eqs. (2.1) and (2.2). In actual practice, the degree of control that can be achieved over epitaxial-layer thickness and doping and the need to allow for process tolerances make the differences between the solid and dashed curves a second-order consideration.

Figure 2.7 plots the results of the calculation of $W_{
m B}$ as a function of $W_{\rm B}$ and the corresponding $N_{\rm D}$ for a 300 V device. At BV = 300 V, the depletion-region width at the N side is 20 v and any $W_{\rm m}$ greater than 20 µ will contribute unnecessary on-resistance. A 300 V breakdown voltage can be maintained, however, if both $W_{\rm H}$ and $N_{\rm H}$ are reduced because of the dependence of Ecrit on the doping concentration. Below the minimum pMp point, any further drop in Wp will increase the on-resistance. For any required BV, a similar calculation can yield optimal values for p and Wm




Fig. 2.7. PRODUCT OF RESISTIVITY AND THICKBESS OF THE EPITAXIAL LAYER \wp_B . This is a measure of the epitaxial contribution to on-resistance vs net epitaxial thickness W_B and doping concentration N_D for a 300 V device.

E. Modeling of Device On-Resistance

1. LDHOS

The LOMOS equivalent circuit (Fig. 2.2a) contains four components. In high-voltage structures, however, the lateral extent of the thin gate oxide over the N drift region and the lateral extent of the metal gate after it steps up over the thick oxide above the N drift region (Fig. 2.1a) are generally small compared to the total extent of the m region [2.3]. This configuration is necessary to maximize the voltage capability of the device because the gate metal serves as a

field plate $\{2.3,2.4\}$. As a result, the contributions of the depletion-mode device and bulk resistor R_1 to total on-resistance are normally small and, therefore, the contribution of the depletion-mode device can be neglected and only R_1 is included in the calculation of R_2 . In low-voltage structures in which this is not a valid approximation, the formulations in Sections E.2 and E.3 for the VDMOS and VMOS can be directly extended to the LDMOS. With this simplifying assumption, the equivalent circuit becomes an enhancement-mode transistor in series with a bulk resistor.

Based on the assumptions of small drain-source bias and uniform channel doping, the enhancement-mode channel resistance becomes

$$R_{E} = \frac{1}{(W/L_{eff}) C_{O} \mu_{E} (V_{G}) (V_{G} - V_{TE})}$$
(2.10)

where

W = channel width

 $L_{eff} = effective channel length$

Co = gate-oxide capacitance/unit area

 $\mu_{c}(V_{C})$ = electron inversion-layer mobility

V_{qq} = threshold voltage of the enhancement-mode device

For the LDMOS whose photomicrograph is shown in Fig. 2.4a, $W=3440~\mu$ and $L_{eff}=85$ percent of the vertical difference in the W^{\dagger} and P diffusion depths. For the same diffusion schedules, L_{eff} will depend on the epitaxial-layer concentration (Table 2.1) because the FW junction depth depends on W doping. Here, C_0 was obtained directly from the measured gate-oxide thickness of 950 Å, and V_{TE} was determined to be %2 V. Electron inversion-layer mobility depends on channel doping. In the devices considered here, $N_{ANX}=5\times10^{16}/{\rm cm}^3$ and, therefore, $P_{ENX}=560~{\rm cm}^2/{\rm Vsec}$ [2.5,2.6]. As gate bias is applied, the effective mobility will be reduced because of the vertical component of the electric field existing in the channel. In the calculation of on-resistance, the data in Refs. 2.5 and 2.19 were used to account for this reduction.

To model the bulk resistor Ro in the LDMOS equivalent circuit, current is considered to flow from a line source with radius r_1 at the end of the channel to a line sink with radius r_2 at the N contact (Fig. 2.8). This model is analogous to the electrostatic problem of an image charge in a conducting plane [2.20] and has been analyzed in detail by Pocha (2.13) who reported that the resulting resistance of the bulk epitaxial region is

$$R_2 = \frac{\rho}{W\pi} \left[l_B \left(\frac{E' - r_1}{r_1} \right) + l_B \left(\frac{E' - r_2}{r_2} \right) \right]$$
 (2.11)

where

= effective length of the N epitaxial resistor

effective radius of the current source at the end of the

r2 = effective radius of the current sink at the N contact

Here, L' = 24 p was obtained directly from the mask dimensions of the device and the extent of the lateral diffusion of the P channel and N diffusions: r1 is related to the effective "emitting" area at the end of the channel $(r_1 = 0.5 \mu)$ was in reasonable agreement with experiment), and r_2 is related to the effective "collecting" area of the N * diffusion ($r_2 = 2 \mu$, close to the N[†] junction depth, was in good agreement in the devices considered here).




Fig. 2.8. MODEL OF THE LDMOS USED TO CALCULATE BULK RESISTANCE.

From the above formulations for $R_{\rm g}$ and $R_{\rm 2}$, the calculated results plotted in Fig. 2.9 were compared to the experimental results obtained at three epitaxial-layer resistivities (see Table 2.1 for epitaxial thicknesses and $L_{\rm eff}$ values). The drain voltage was limited to <100 mV to hold the devices in their linear region of operation.




Fig. 2.9. ON-RESISTANCE OF LONGS DEVICES VS $v_{\rm G} = v_{\rm TE}$.

The agreement between these calculated and experimental results is good except for the gate-voltage values close to the threshold. There are two reasons for this discrepancy. First, in this region, channel resistance R_B dominates and the inaccuracies in Eq. (2.10) become important because, for example, this expression does not take into account the nonuniform-channel doping profile; more accurate models [2.21] could possibly reduce this error. Second, under moderate to high gate biases, the thin-oxide overlap of the N region creates a surface accumulation layer that helps to prevent current crowding at the end of the channel; as the gate bias is reduced, this crowding becomes more severe (r₁ decreases) which leads to higher on-resistance than predicted

by the models. Whatever the reason, the small errors at low $T_{\rm p}$ are not critical in many applications of power MOSFETs because gate voltages substantially above $V_{\rm TE}$ would be used. The contributions of $R_{\rm p}$ and $R_{\rm p}$ to overall on-resistance will be considered specifically for the VDMOS in the following section.

2. VDMOS

Calculation of on-resistance in the VDMOS is illustrated in Fig. 2.10a and, for clarity, Fig. 2.10t is the top view of the TDMOS "cell." The thin gate oxide normally extends all the way between the adjacent source and channel diffusions. As a result, the surface accumulation layer (region 2) plays an important role in total on-resistance and cannot be neglected; physically, it collects the channel current and distributes it over the region between adjacent P diffusions, thereby preventing current crowding at the end of the channel and helping to reduce the on-resistance. This behavior is expected to be nost effective at high gate voltages that maximize the conductivity of the accumulation layer. This has been confirmed by a rigorous two-dimensional conguter simulation [2.22] in which the electron current was observed to flow uniformly and vertically toward the drain from the accumulation layer.

In addition, a junction field-effect transistor exists letween the adjacent P diffusions (Fig. 2.72). Depending on its ratio of channel width to P diffusion depth, this JFET can also play a significant role in overall on-resistance.

Neglecting contact resistances and the resistance of the bulk ${\tt N}^{\!\!\!\!+}$ substrate, the VDNOS on-resistance is

$$R_{ON_{VDMOS}} = R_{E} \div R_{b} + R_{JFET} \div R_{4}$$
 (2.12)

where


R_E = enhancement-mode on-resistance | the same as in Eq. (3.10), used in modeling the LDMOS|

R_D = depletion-mode on-resistance (surface accumulation layer)


R_{JFET} = JFET on-resistance

R, = Lulk epitamial-layer resistance


27



 Separation into four series components with parameter definitions



b. Top view of the VDMOS "cell"



 Modification to account for overlapping of bulk epitaxial trapezoids

Fig. 2.10. MODEL OF THE VENOS USED TO CALCULATE ON-RESISTANCE.

2B

The parameters in $R_{\rm E}$ are the same as those for the LDMOS. As shown in Fig. 2.10b, W/2 is the channel on one side of the cell and W denotes the total channel width.

The following expression for the depletion-mode on-resistance is analogous to Eq. (2.10):

$$R_{D} = \frac{1}{3 \cdot (W/E_{eff}^{'}) C_{o} \mu_{D} (V_{G}) (V_{G} - V_{TD})}$$
 (2.13)

where $\mu_D(V_G)$ is electron (majority-carrier) accumulation-layer mobility and $L_{\rm eff}^*$ is the effective depletion-mode channel length. The factor of 1/3 indicates the two-dimensional nature of current flow from the accumulation layer into the bulk N region [2.23,2.24] and models the conversion of current flow from lateral to vertical. More accurately, as illustrated in Fig. 2.2, the depletion-mode device should be modeled as a distributed structure. The derivation of this factor is considered in Fig. 2.11 where the current flows horizontally into the resistive element and out vertically along the element.




Fig. 2.11. MODEL USED IN THE CALCULATION OF DEPLETION-MODE ON-RESISTANCE.

The power loss caused by a transverse current i is

$$\hat{\mathbf{q}} = \frac{\mathbf{i}_{\mathbf{x}}^2 \rho \, d\mathbf{x}}{Z} \tag{2.14}$$

29

where $\frac{1}{5}$ is sheet resistivity and Z is the width of the element. Assuming that the current flows uniformly along the element,

$$i_{x} = \frac{I_{o}(L-x)}{L}$$
 (2.15)

where L is the length of the element. Substituting Eq. (2.15) into (2.14) after integrating the total power loss, P becomes

$$P = \int_{\Omega}^{L} dp = \frac{r_{o}^2 \rho_{S}}{z} \left(\frac{L}{3}\right)$$
 (2.16)

which indicates that the equivalent length of the resistance is L/3.

For the photomicrograph in Fig. 2.4b, W = 3440 μ as before, L_T (defined in Fig. 2.10) is ~20 μ , C_O is determined from the gate-oxide thickness of 950 Å, and V_{TD} depends on the epitaxial-layer doping concentration. The factor of 2 in the L*_{eff} definition in Fig. 2.10a does not appear in Eq. (2.13) because two devices effectively act in parallel.

Majority-carrier electron mobility in the surface accumulation layer is a parameter not as well characterized in the literature as inversion-layer mobility. Based on the work of Reddi [2.25] and more recently obtained additional data [2.5], a value of $\mu_D=1050~{\rm cm}^2/{\rm Vsec}$ for the <100> surface at $V_G=0$ was chosen. Note that this is not the limiting value of μ_D for $V_G-V_{TD}=0$ because V_{TD} is approximately -2 V. A formulation similar to that for μ_E [2.19,2.5] was used to account for the reduction in μ_D as the gate field is increased.

Derivation of the JFET component of the VDMOS equivalent circuit (Fig. 2.2) is based on the geometry in Fig. 2.10a. The FN junction is modeled as a portion of a circle with the origin offset from the original mask edge by 0.15 X_j (junction depth of channel diffusion) to account for the difference in lateral and vertical diffusions. The current is assumed to originate uniformly from the surface accumulation layer. If X is positive downward from the surface, the spacing between the two F' diffusions becomes

30

$$L(X) = L - 2\sqrt{r_0^2 - x^2}$$
 (2.17)

where $L = L_T + 0.3 X_j$ and r_o is the radius of the circle in Fig. 2.10a. Taking depletion regions that may exist in the E region into account, $r_o = X_j + X_d$. The width of the depletion layer is

$$\mathbf{x}_{\mathbf{d}} = \begin{bmatrix} 2\varepsilon_{\mathbf{S}\dot{\mathbf{1}}} & (\mathbf{v}_{\mathbf{D}\mathbf{S}} + \phi_{\mathbf{B}}) \end{bmatrix}^{1/2} \tag{2.18}$$

where v_{DS} is the drain-source voltage and $c_{\rm B}$ is the built-in potential of the channel-drain p^+ -n junction.

Current density as a function of X is

$$J(X) = \frac{1}{WL(x)/2} = \frac{1}{\rho} \frac{dv}{dx}$$
 (2.19)

By substituting Eq. (2.17) into (2.19) and integrating, the total resistance of the JFET region becomes

$$R_{\text{JFET}} = \int_{0}^{V} \frac{dv}{1} = \frac{p}{W/2} \int_{0}^{X_{\text{A}}} \frac{dx}{1 - 2\sqrt{\frac{2}{2} - \frac{x^{2}}{2}}}$$
 (2.20)

where $X_{\underline{n}}$ is equivalent to $\theta = 45^{\circ}$. After conversion to the following polar coordinates,

$$x = r_0 \sin \theta$$

$$dx = r_0 \cos \theta d\theta$$

$$\sqrt{\frac{2}{x_0} - x^2} = r_0 \cos \theta$$

$$x = 0 \qquad \theta = 0$$

$$x = x_A \qquad \theta = \pi/4$$

Eq. (2.25) can be rewritten as

31

$$R_{\text{JEET}} = \frac{\rho}{W/2} \frac{r_0}{L} \int_0^{\pi/4} \frac{\cos 2\theta \theta}{1 - 2/L r_0 \cos \theta}$$
 (2.21)

Straightforward integration yields

$$R_{\text{MFET}} = \frac{2\rho}{N} \left[\frac{1}{\sqrt{1 - (2r_0/L)^2}} \tan^{-1} (0.414) \sqrt{\frac{L + 2r_0}{L - 2r_0} - \frac{\pi}{8}} \right] (2.22)$$

which applies for low v_{DS} (see Section H for high v_{DS}).

The JPET region of the VDMOS is considered to end at the point where $\theta=45^{\circ}$. Below this boundary in the H material, a bulk resistor bounded by the trapezoidal geometry in Fig. 2.10a represents the series resistance of the epitaxial layer.

For long stripes of interdigitated structure; the procedure for calculating this trapezoidal volume resistance is similar to the one followed for the JFET region. Current density as a function of vertical distance \mathbf{x} is

$$J(x) = \frac{I}{R/2 (a + 2 \tan 0x)}$$
 (2.23)

where

I = current in the trapezoid

a = upper width of the trapezoid

α = spreading angle

The electric field is

$$E(x) = cJ(x) \qquad (2.24)$$

and R, then becomes

$$R_4 = \frac{1}{1} \int_0^h E(x) dx$$
 (2.25)

Substituting Eqs. (2.23) and (2.24) into (2.25) yields

$$R_{\underline{q}} = \frac{\rho}{v} \frac{1}{\tan \alpha} \ln \left(1 + 2 \frac{h}{a} \tan \alpha \right)$$
 (2.26)

where h is the height of the trapezoid. The spreading angle is analogous to the thermal-impedance spreading angle derived by David [2.26]. His exact calculations can be approximated within ±5 percent by

$$\alpha = \begin{cases} 6.131^{\circ} & \ln \left(200.444 \frac{h}{a} \right) & \frac{h}{a} \le 4.0 \\ 41^{\circ} & \frac{h}{a} > 4.0 \end{cases}$$
 (2.27)

which was used in the modeling here.

For short stripes of trapezoids common in commercial layouts, the edge effect of two trapezoidal ends should be considered. The cross-sectional area of A(x) in Fig. 2.12 is

$$A(x) = (a + 2 \tan \alpha \cdot x) (b_1 + 2 \tan \alpha \cdot x)$$
 (2.28)

where b_1 is the length of the trapezoid. Following a similar procedure used to calculate the long-stripe structure, $R_{\!A}$ becomes

$$R_4 = \int_0^h \frac{\rho \, dx}{(a+2 \tan \alpha \cdot x) (b_1 + 2 \tan \alpha \cdot x)}$$
 (2.29)




Fig. 2.12. CROSS SECTION OF EFITAXIAL DRIFT REGION.

33

Straightforward integration yields

$$R_{4} = \begin{cases} \frac{\rho}{(b_{1} - a) \cdot 2 \tan \alpha} \left[\ln \left(\frac{b_{1}}{a} \right) - \ln \left(\frac{b_{1} + 2h \tan \alpha}{a + 2h \tan \alpha} \right) \right] & b_{1} > a \\ \frac{\rho}{a \cdot 2 \tan \alpha} \left(1 - \frac{1}{1 + h/a \cdot 2 \tan \alpha} \right) & b_{1} = a \end{cases}$$

$$(2.30)$$

For $b_1 > a$, Eq. (2.26) can be used with little error; for example, if b/a = 10 and b = a, only a 5 percent error would result. For $b_1 = a$ (square-top trapezoid), the error will be substantial when b/a is greater than 0.6. Figure 2.13 plots the ratio of R_4 [Eq. 2.30)]/ R_A [Eq. (2.26)] as a function of b/a.




Fig. 2.13. RATIO OF EPITAXIAL BULK RESISTANCE CALCULATED IN EQ. (2.30) TO THAT IN EQ. (2.26) V5 h/a.

If the epitaxial layer is very thick on if the surface tacking density is high, adjacent trapezoids may overlap as in Fig. 2.10c. The resistance of region (5) can be determined by assuming uniform correct flow in the marged region.

The model for on-resistance described above was applied to the VDMOS in Fig. 2.4b, and the results are plotted in Fig. 2.14; epitaxial thicknesses and L eff values are the same as in Table 2.1. Channel width was always 3440 μ . Over a wide range of epitaxial resistivities, agreement with the experimental measurements was excellent. As with the LDMOS, the discrepancy between experiment and theory was most pronounced at small $V_G - V_{TE}$ —most likely the result of the ineffectiveness of the surface accumulation layer to prevent current crowling at the end of the channel at low values.




Fig. 2.14. ON-RESISTANCE OF THE VDMOS VS $V_G = V_{mp}$.

It is possible to evaluate the contributions of the various parts of the VDMOS equivalent circuit to overall on-resistance, and Fig. 2.15 is an example. For this calculation, the P-channel and N junction depths were assumed to be 4 and 2 μ , respectively. This gives an L of =1.7 μ , and L was assumed to be 20 μ . For each resistivity, an appropriate exitaxial thickness was determined from Fig. 2.5. Figure 2.15 plots the percentage of total on-resistance resulting from the




Fig. 2.15. CALCULATED PERCENTAGE OF TOTAL VDMOS OF-RESISTANCE.

enhancement channel R_E and from the sum of the JFET and bulk-resistance terms $(R_{\rm JFET}+R_4)$. The contribution of the depletion-mode device is simply the difference between 100 percent and the sum of the other two terms.

The results obtained from these calculations were not unexpected. In low-voltage devices (p < 1 fl-cm), channel resistance is predominant and, in high-voltage structures, the bulk contributions of the JFFT and the epitaxial layer dominate; in practice, when epitaxial resistivities are greater than 8 to 10 fl-cm, overall on-resistance can be reasonably calculated from the bulk terms only.

The mask spacing between the P-type diffusion L_T is critical in determining the on-resistance of the JFET and the bulk epitaxial-resistor portions of the VDMOS equivalent circuit. In high-voltage structures (8.5 Ω -cm) where these two components dominate, L_T is a significant parameter in optimizing device performance, as can be seen in the experimental results in Fig. 2.16. These measurements were obtained from smaller-geometry devices (W = 200 μ) which accounts for the higher values of on-resistance. In low-voltage devices (0.5 and 1.1 Ω -cm) where channel rather than bulk resistance dominates; however, L_T is not as critical. It is not desirable to arbitrarily increase L_T in high-voltage devices, however, because this will reduce total channel width (and, therefore, increase on-resistance). For a given spitaxial resistivity

36




Fig. 2.16. EFFECT OF P-CHANNEL DIFFUSION SEPARATION ${\bf L}_{\overline{\chi}}$ ON VDMOS CN-RESISTANCE.

and chip area, an optimal value for $L_{\overline{T}}$ should be established, which will minimize on-resistance. This will be demonstrated in Section F.

3. VMOS

Calculation of on-resistance in the VMOS is illustrated in Fig. 2.17. The thin gate oxide normally extends down to the bottom of the groove, which results in a surface accumulation layer under the gate where the groove extends into the N region. As in the VDMOS, this property tends to minimize current crowding at the end of the enhancement channel and, therefore, reduces on-resistance. This region should be modeled as a distributed network of depletion-mode transistors in series with bulk resistors; however, for simplicity, the same single-transistor/series-resistor model used in the VDMOS was employed here.

The overall on-resistance of the VMOS, therefore, is

$$R_{ON_{DNOS}} = R_E + R_D + R_3 + R_4$$
 (2.31)

37




Fig. 2.17. MODEL OF THE VMOS USED TO CALCULATE ON-RESISTANCE. The device is separated into four series components.

where

ί,

)

 $R_{\rm p}$ = enhancement-mode on-resistance, as defined in Eq. (2.10)

 $R_{\rm D} = {\mbox{depletion-mode on-resistance (surface accumulation layer), as defined in Eq. (2.13)}$

R, = bulk resistance of region ③

R = bulk resistance of trapezoidal region (4)

The parameters are similar to those for the LDMOS and VDMOS except for Leff and μ . The channel length in the VMOS is =1.5 times longer than those in the LDMOS and VDMOS. Both the inversion-layer mobility $\mu_{\rm g}$ and the majority-carrier accumulation-layer mobility are smaller on the <111> surface of the VMOS than they are on the <100> surfaces of the other two; 80 percent of the corresponding numbers on the <100> plane were used for the VMOS [2.5,2.6] with the same reduction factors to account for the gate electric field in the LDMOS and VDMOS.

The bulk resistance of region ① in Fig. 2.17 can be calculated by assuming that the geometry is a sector of a circle with an included angle of 54.7°. The current is also assumed to enter this region uniformly from the surface accumulation layer under the gata. Using the apex of the VHOS as the oxigin of the cylindrical coordinate, the voltage in region ③ is

38

$$v(r) = \int_{0}^{54.7^{\circ}} rE \ \tilde{e}\tilde{s}$$
 (2.32)

where r is the radial distance from the origin and

$$E = \frac{Ip}{L_{pff}^1(W/2)}$$
 (2.33)

is the electric field. The bulk resistance in region $\ensuremath{\mathfrak{J}}$ $\ensuremath{\mathtt{R}}_3^*$ can now be calculated as

$$R_3^4 = 2R_3 = \frac{V}{I} = \frac{1}{I} \frac{1}{L_{eff}^4} \int_0^{L_{eff}^4} V(x) dx$$
 (2.34)

The factor of 2 in front of R_3 indicates that two resistors R_3' act in parallel in the VMOS equivalent circuit. Substituting V(r) from Eq. (2.32) into (2.34) and straightforward integration yields

$$R_3 = 0.477 \frac{\rho}{W} \tag{2.35}$$

Region (4) in the VMOS is identical to $R_{\rm i}$ in the VDMOS device, and its resistance was derived in Eq. (2.26). The same considerations regarding the overlap of adjacent trapezoids described in Fig. 2.10c apply here.

The theoretical and experimental on-resistances of this VMOS at various epitaxial resistivities are compared in Fig. 2.18. The width of the mask opening for the V-groove etch was 10 ν . The agreement at high gate voltages is excellent. As $\rm V_G - \rm V_{TE}$ approaches zero, however, the divergence between theory and experiment becomes apparent, as was also observed in the LDMOS and VDMOS. Again, this behavior is believed to be the result of the failure of these models to account for current crowding at the end of the enhancement channel, particularly at low $\rm V_G$ where the surface accumulation layer is not as effective in reducing this crowding.




Fig. 2.18. ON-RESISTANCE OF THE VMOS VS $V_c - V_{\rm TE}$

The effect of V-groove depth for a given P-channel junction depth on on-resistance is plotted in Fig. 2.19; these calculations are for the 8.5 Ω -cm,26.8- μ epitaxial-layer device in Fig. 2.18. The overall on-resistance (vertical scale) is normalized to the value achieved for a nominal 10 μ mask dimension. As L drops below 10 μ , on-resistance increases because of severe current crowding at the end of the enhancement channel, and the surface accumulation layer becomes less effective as its length is reduced. For L < 7 μ , the V-groove does not completely penetrate the channel diffusion and the on-resistance becomes infinite. This dependence of R_{ON} on L should be less pronounced in low-voltage devices where $R_{\rm E}$ tends to dominate; it should also be less pronounced at lower gate voltages for the same reason.

4. TVMOS

Another form of the VMOS is the truncated VMOS (TVMOS) structure [2.27]. As the SEM in Fig. 2.20 indicates, this device is fabricated by terminating the V-groove etch prior to reaching the agex of the groove, which requires a larger mask dimension, lower packing density, and better

7

)




Fig. 2.19. CALCULATED EFFECT OF V-GROOVE DEPTH ON VMOS ON-RÉSISTANCE.




Fig. 2.20. SEN OF THE TRUNCATED V-GROOVE TVHOS.

41

processing control than for the standard VMOS. The advantage here is that the flat-bottom portion of the V-groove behaves much like the surface accumulation region in the VDMOS by spreading out the current distribution and thereby reducing both current crowding and on-resistance.

The calculation of on-resistance in the TVNOS is illustrated in Fig. 2.21. The depth of the flat bottom can be seen to be beyond the depth of the P channel. Neglecting the small sections of circles used in VMOS modeling $\{R_3 \text{ in Eq. (2.35)}\}$, the TVMOS on-resistance is

$$R_{OR_{TVHOS}} = R_E + R_D + R_4$$
 (2.36)

whore

 $R_{\rm E} = {\rm enhancement-mode on-resistance}$

R = depletion-mode on-resistance (surface accumulation layer)

R_A = bulk resistance of trapezoidal region (4)

The parameters $L_{\rm eff}$, $L_{\rm eff}$, $\mu_{\rm E}$, and $\mu_{\rm D}$ must be modified because of the differences in device geometry and crystal orientations; $L_{\rm eff}$ is one-half of the lateral distance between the P channels, and $\mu_{\rm D}$ is the accumulation-layer mobility on the <100> surface. Region (4) (\tilde{R}_4) is identical to those of the VMOS and VDMOS, and its on-resistance was derived in Eq. (2.26).




Fig. 2.21. MODEL OF THE TYMOS USED TO CALCULATE ON-RESISTANCE. The device is separated into three series components.

42

The advantage of the TVMOS can be seen in the experimental data in Fig. 2.22 where devices with 10 and 20 µ mask openings for the V-groove etch are compared in terms of on-resistance. Etching was terminated shortly after the 10 p opening reached the bottom of its groove; which resulted in the 20 μ opening being etched approximately 7 to 8 μ deep with a flat-bottom length of =8 to 10 p. The channel width was always 200 \u03bc. In lower voltage devices (1.1 \u03bb-cm), this truncated structure offers little advantage because R, dominates; in higher voltage devices (8.5 Ω -cm), however, the truncated geometry makes a significant difference because bulk resistances dominate. The spreading out of the current distribution by the accumulation layer at the groove bottom should be helpful here.




Fig. 2.22. COMPARISON OF THE ON-RESISTANCE OF YMOS DEVICES WITH BOTH FULLY ETCHED AND TRUNCATED V-GROOVES VS

For comparison, the on-resistance of a VDMOS fabricated in 8.5 Ω -cm epitaxy with W = 200 μ and L_{p} = 20 μ is also plotted in Fig. 2.22. Its shorter channel and higher electron mobility have the advantage in on-resistance at low gate voltages. At higher voltages where

bulk resistances dominate, the truncated VMOS is superior because the current in the VDMOS flows through the bulk material all the way from the surface down to the N^{+} substrate; in the truncated VMOS, this distance is reduced by the nonplanar configuration.

5. Device Comparisons

The models discussed in this section facilitate the calculation of on-resistance in a number of planar and nonplanar power MOSFETs. Their comparative advantages are difficult to describe because these structures are highly dependent on technology and design rules (layout). The following observations, however, are based on the above modeling.

- In high-voltage applications, bulk resistance completely dominates overall on-resistance. This tends to mask any device differences resulting from mobility and scatteringlimited velocity variations with crystal orientations and doping levels. At very high voltages, the selection of a specific structure will be based on layout efficiency and technology rather than on such parameters as ψ_E and v_{SAT}.
- In low- and moderate-voltage applications, the LDMOS and VDMOS are superiox in terms of electron mobility in the active channel which implies that, for a given channel width, these devices will exhibit lower on-resistance when $R_{\rm E}$ and $R_{\rm D}$ dominate. This advantage may be obviated, however, by layout considerations because the overall goal is to achieve a specified on-resistance in a minimum chip area.

P. Application of On-Resistance Models to Power-MOSFET Design

The on-resistance models of the LDMOS, VDMOS, and VMOS have the potential of becoming very powerful tools in power-MOSFET design. It is apparent that the primary objective is to minimize on-resistance; however, the following variations in emphasis are dependent on the break-down-voltage requirement.

- For high-voltage devices, the goal is to minimize bulk resistance.
- For low-voltage devices, the goal is to maximize the B/L eff

44

One example of an application of these models is a commercial power FET known as the HEXFET [2.28]. Its structure is a vertical DMOS (VDMOS) consisting of many nested cells of hexagonal geometry as illustrated in Fig. 2.23-

For simplicity, a rectangular vertical geometry (Fig. 2.24) was chosen to account for the portion of JPET resistance. This modification helps to simplify the mathematical calculation of $R_{\rm QN}$ which, when calculated, will be slightly higher than the measured value because of the lack of curvatures in the diffused junctions.




Fig. 2.23. HEXPET TOPOLOGY.

Here, b₁ is the length of
one side of a hexagon and
L_T is the spacing between
the p-wells.

Fig. 2.24. SIMPLIFIED CROSS SECTION OF THE HEXFET.

The cell area of the hexagon in Fig. 2,23 is

$$h_{cell} = \frac{3\sqrt{3}}{2} \left(b_1 + \frac{L_T}{\sqrt{3}} \right)^2$$
 (2.37)

where b_1 is the cell width, L_T is gate width, and the cell boundary is halfway between the adjacent cells. The total number of cells for a given chip area Λ is

$$N_{\text{cell}} = \frac{\lambda}{\lambda_{\text{cell}}} \tag{2.38}$$

45

).

Two adjacent hexagons form a "trapezoid" as described in Fig. 2.23, and the number of these trapezoids for a given chir area then becomes

$$N_{\rm T} = 3N_{\rm cell}$$
 (2.39)

The areas between adjacent trapezoids are not considered in these calculations. The reason for calculating $R_{\rm T}$ is that, in high-voltage applications (breakdown voltages greater than 300 V), overall on-resistance is dominated by bulk resistance, and only $R_{\rm JPET}$ and $R_{\rm EPT}$ must be considered. In low-voltage applications, the MOS channel contribution must also be taken into account. After this is determined, total on-resistance becomes

$$R_{T} = \frac{(R_{JFET} + R_{EDT}) \text{ of one trapezoid}}{R_{T}}$$
 (2.40)

where $R_{JFET} = \rho X_J/b_1L_0$ and

p = resistivity of epitaxial layer

X = p-well depth

$$L_0 = L_T - 2(X_3 + 0.85 X_3)$$

 $R_{EDT} = epitaxial bulk resistance [Eq. (2.30)]$

After substituting Eqs. (2.37), (2.38), and (2.39) into (2.40),

$$R_{T} = \frac{\sqrt{3}}{2h} \left(b_{1} + \frac{L_{T}}{\sqrt{3}} \right)^{2} (R_{JPET} + R_{EPI})$$
 (2.41)

Normalized by $\sqrt{3}/2R$, $R_{_{\mbox{\scriptsize T}}}$ then becomes

$$\hat{R}_{\underline{T}} = \left(b_{\underline{I}} + \frac{L_{\underline{T}}}{\sqrt{3}}\right)^2 \left(R_{\underline{J}\underline{F}\underline{E}\underline{T}} + R_{\underline{B}\underline{B}\underline{T}}\right)$$
 (2.42)

After the breakdown voltage has been established, epitaxial thickness $W_{\rm p}$ and resistivity can be determined from Eq. (2.3). The problem

46

then becomes one of optimizing the two independent variables b_1 and L_T to obtain a minimum value for \widehat{R}_T over a certain range of b_1 and L_T . One of the industrial standard 450 V (breakdown voltage) devices is used to illustrate the application procedures. To achieve the final 450 V requirement, the 550 V ideal parallel-plane breakdown voltage will accommodate the approximately 15 percent loss in voltages caused by the edge effects and processing variations. Under this condition, the effective epitaxial thickness (between the p-well and N⁺ substrate) becomes 33.57 μ and epitaxial resistivity is 13.67 Ω -cm.

To determine the minima of the function f(x,y) [2.29] requires simultaneous solutions of

$$\frac{\partial f}{\partial x} = 0 (2.43)$$

and

$$\frac{\partial f}{\partial y} = 0 \tag{2.44}$$

which should satisfy the following criteria:

$$\left(\frac{\partial^2 \mathbf{f}}{\partial \mathbf{x} \partial \mathbf{y}}\right)^2 - \frac{\partial^2 \mathbf{f}}{\partial \mathbf{x}^2} \frac{\partial^2 \mathbf{f}}{\partial \mathbf{y}^2} < 0$$

enő

$$\frac{\partial^2 f}{\partial x^2} > 0$$

Based on this condition and with $X_j=3~\mu$ and $X_d=1.58~\mu$ for $1~\mu \le b_1 \le 30~\mu$ and $10~\mu \le L_T \le 40~\mu$, the minimum value of \hat{R}_T was found to be 4.37 × $10^{-2}~\Omega$ -cm² at $b_1=6~\mu$ and $L_T=18~\mu$. If chip area A is 0.0746 cm⁻², for example, $R_{T(\min)}$ will be 0.51 Ω . The value achieved in the commercial 400 V REXPET (IRF330) is 0.9 Ω . This discrepancy is probably the result of the differences in X_j , b_1 , and L_T and the omission of channel resistance in the calculations.

In Fig. 2.25, \hat{R}_T is plotted as a function of L_T for various values of b_1 . As L_T is reduced, the number of cells increases; however, current crowding will raise the on-resistance enormously. On the other




Fig. 2.25. NORMALIZED ON-RESISTANCE VS GATE WIDTH POR VARIOUS CELL WIDTHS.

hand, if L_T becomes too large, the number of cells will drop even though the individual JFET and epitaxial resistances are small, and this will also contribute to the on-resistance. As a result, there is an optimal point in L_T at which a minimum \hat{R}_T can be established for a given b_1 . It can be seen in Fig. 2.25 that on-resistance increases more rapidly if the gate dimension is too narrow rather than too wide.

In Fig. 2.26, \hat{R}_T is plotted as a function of b_1 for various values of L_T . For the same reasons as in Fig. 2.25, there is an optimal point in b_1 at which a minimum \hat{R}_T can be obtained for a given L_T .

It becomes apparent in Figs. 2.25 and 2.26 that there are optimal gate and cell widths for a given epitaxial-layer resistivity and channel junction depth. A specific geometry and resistivity have been selected in this section to illustrate the optimization of layout dimensions via the on-resistance model. These models are also applicable to other geometries.